SULJE VALIKKO

avaa valikko

VLSI Physical Design: From Graph Partitioning to Timing Closure
77,50 €
Springer
Sivumäärä: 310 sivua
Asu: Kovakantinen kirja
Painos: 2011 ed.
Julkaisuvuosi: 2011, 09.02.2011 (lisätietoa)
Kieli: Englanti
Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are becoming more prominent as a result of semiconductor scaling. Modern chip design has become so complex that it is largely performed by specialized software, which is frequently updated to address advances in semiconductor technologies and increased problem complexities. A user of such software needs a high-level understanding of the underlying mathematical models and algorithms. On the other hand, a developer of such software must have a keen understanding of computer science aspects, including algorithmic performance bottlenecks and how various algorithms operate and interact.







"VLSI Physical Design: From Graph Partitioning to Timing Closure"



introduces and compares algorithms that are used during the physical design phase of integrated-circuit design, wherein a geometric chip layout is produced starting from an abstract circuit design. The emphasis is on essential and fundamental techniques, ranging from hypergraph partitioning and circuit placement to timing closure.

Tuotetta lisätty
ostoskoriin kpl
Siirry koriin
LISÄÄ OSTOSKORIIN
Tilaustuote | Arvioimme, että tuote lähetetään meiltä noin 4-5 viikossa | Tilaa jouluksi viimeistään 27.11.2024
Myymäläsaatavuus
Helsinki
Tapiola
Turku
Tampere
VLSI Physical Design: From Graph Partitioning to Timing Closurezoom
Näytä kaikki tuotetiedot
ISBN:
9789048195909
Sisäänkirjautuminen
Kirjaudu sisään
Rekisteröityminen
Oma tili
Omat tiedot
Omat tilaukset
Omat laskut
Lisätietoja
Asiakaspalvelu
Tietoa verkkokaupasta
Toimitusehdot
Tietosuojaseloste