SULJE VALIKKO

avaa valikko

Full-Chip Nanometer Routing Techniques
97,90 €
Springer
Sivumäärä: 102 sivua
Asu: Pehmeäkantinen kirja
Painos: Softcover reprint of
Julkaisuvuosi: 2010, 25.11.2010 (lisätietoa)
Kieli: Englanti
Tuotesarja: Analog Circuits and Signal Processing
At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture.


In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability.

Tuotetta lisätty
ostoskoriin kpl
Siirry koriin
LISÄÄ OSTOSKORIIN
Tilaustuote | Arvioimme, että tuote lähetetään meiltä noin 3-4 viikossa | Tilaa jouluksi viimeistään 27.11.2024
Myymäläsaatavuus
Helsinki
Tapiola
Turku
Tampere
Full-Chip Nanometer Routing Techniques
Näytä kaikki tuotetiedot
ISBN:
9789048175628
Sisäänkirjautuminen
Kirjaudu sisään
Rekisteröityminen
Oma tili
Omat tiedot
Omat tilaukset
Omat laskut
Lisätietoja
Asiakaspalvelu
Tietoa verkkokaupasta
Toimitusehdot
Tietosuojaseloste