SULJE VALIKKO

Englanninkielisten kirjojen poikkeusaikata... LUE LISÄÄ

avaa valikko

Logic Minimization Algorithms for VLSI Synthesis
155,60 €
Springer-Verlag New York Inc.
Sivumäärä: 194 sivua
Asu: Pehmeäkantinen kirja
Painos: Softcover reprint of
Julkaisuvuosi: 2011, 17.09.2011 (lisätietoa)
Kieli: Englanti
Tuotesarja: The Springer International Series in Engineering and Computer Science 2
The roots of the project which culminates with the writing of this book can be traced to the work on logic synthesis started in 1979 at the IBM Watson Research Center and at University of California, Berkeley. During the preliminary phases of these projects, the impor­ tance of logic minimization for the synthesis of area and performance effective circuits clearly emerged. In 1980, Richard Newton stirred our interest by pointing out new heuristic algorithms for two-level logic minimization and the potential for improving upon existing approaches. In the summer of 1981, the authors organized and participated in a seminar on logic manipulation at IBM Research. One of the goals of the seminar was to study the literature on logic minimization and to look at heuristic algorithms from a fundamental and comparative point of view. The fruits of this investigation were surprisingly abundant: it was apparent from an initial implementation of recursive logic minimiza­ tion (ESPRESSO-I) that, if we merged our new results into a two-level minimization program, an important step forward in automatic logic synthesis could result. ESPRESSO-II was born and an APL implemen­ tation was created in the summer of 1982. The results of preliminary tests on a fairly large set of industrial examples were good enough to justify the publication of our algorithms. It is hoped that the strength and speed of our minimizer warrant its Italian name, which denotes both express delivery and a specially-brewed black coffee.

Tuotetta lisätty
ostoskoriin kpl
Siirry koriin
LISÄÄ OSTOSKORIIN
Tilaustuote | Arvioimme, että tuote lähetetään meiltä noin 4-5 viikossa
Myymäläsaatavuus
Helsinki
Tapiola
Turku
Tampere
Logic Minimization Algorithms for VLSI Synthesis
Näytä kaikki tuotetiedot
ISBN:
9781461297840
Sisäänkirjautuminen
Kirjaudu sisään
Rekisteröityminen
Oma tili
Omat tiedot
Omat tilaukset
Omat laskut
Lisätietoja
Asiakaspalvelu
Tietoa verkkokaupasta
Toimitusehdot
Tietosuojaseloste