SULJE VALIKKO

avaa valikko

João C. Vital | Akateeminen Kirjakauppa

Haullasi löytyi yhteensä 4 tuotetta
Haluatko tarkentaa hakukriteerejä?



Systematic Design for Optimisation of Pipelined ADCs
Tekijä: João Goes; João C. Vital; José E. Franca
Kustantaja: Springer (2001)
Saatavuus: Noin 17-20 arkipäivää
EUR   129,90
Offset Reduction Techniques in High-Speed Analog-to-Digital Converters - Analysis, Design and Tradeoffs
Tekijä: Pedro M. Figueiredo; João C. Vital
Kustantaja: Springer-Verlag New York Inc. (2009)
Saatavuus: Noin 17-20 arkipäivää
EUR   155,60
Systematic Design for Optimisation of Pipelined ADCs
Tekijä: João Goes; João C. Vital; José E. Franca
Kustantaja: Springer (2010)
Saatavuus: Noin 17-20 arkipäivää
EUR   129,90
Offset Reduction Techniques in High-Speed Analog-to-Digital Converters : Analysis, Design and Tradeoffs
Tekijä: Pedro M. Figueiredo; João C. Vital
Kustantaja: Springer (2010)
Saatavuus: Noin 17-20 arkipäivää
EUR   155,60
    
Systematic Design for Optimisation of Pipelined ADCs
129,90 €
Springer
Sivumäärä: 160 sivua
Asu: Kovakantinen kirja
Painos: 2001
Julkaisuvuosi: 2001, 28.02.2001 (lisätietoa)
Kieli: Englanti
Systematic Design for Optimisation of Pipelined ADCs proposes and develops new strategies, methodologies and tools for designing low-power and low-area CMOS pipelined A/D converters. The task is tackled by following a scientifically-consistent approach. First of all, the state of the art in pipeline A/D converters is analysed with a double purpose: a) to identify the best suited among different strategies reported in literature and taking into account the objectives pursued; b) to identify the drawbacks of these strategies as a basic first step to improve them. Then, the book proposes a top-down design approach for implementing high-performance low-power and low-area CMOS pipelined A/D converters through: The conception, development and implementation of self-calibrated techniques to extend the linearity of some critical stages in the architecture of pipelined ADCs.
The detailed analysis and modelling of some major non-idealities that limit the physical realisation of pipelined ADCs and the proposal, development and implementation of design methodologies to support systematic design of optimised instances of these converters which combine maximum performance with minimum power dissipation and minimum area occupation. £/LIST£ Several implementations together with consistent measured results are presented. In particular, a practical realisation of a low-power 14-bit 5MS/s CMOS pipelined ADC with background analogue self-calibration is fully described.
The proposed approach is fully in line with the best practice regarding the design of mixed-signal integrated circuits. On the one hand, drawbacks of currently existing solutions are overcame through innovative strategies and, on the other hand, the expert knowledge is packaged and made available for re-usability by the community of circuit designers. Finally, feasibility of the strategies and the associated encapsulated knowledge isgranted through experimental validation of working silicon.
Systematic Design for Optimisation of Pipelined ADCs serves as an excellent reference for analogue design engineers especially designers of low-power CMOS A/D converters. The book may also be used as a text for advanced reading on the subject.

Tuotetta lisätty
ostoskoriin kpl
Siirry koriin
LISÄÄ OSTOSKORIIN
Tilaustuote | Arvioimme, että tuote lähetetään meiltä noin 17-20 arkipäivässä
Myymäläsaatavuus
Helsinki
Tapiola
Turku
Tampere
Systematic Design for Optimisation of Pipelined ADCszoom
Sisäänkirjautuminen
Kirjaudu sisään
Rekisteröityminen
Oma tili
Omat tiedot
Omat tilaukset
Omat laskut
Lisätietoja
Asiakaspalvelu
Tietoa verkkokaupasta
Toimitusehdot
Tietosuojaseloste