SULJE VALIKKO

avaa valikko

Low-Power NoC for High-Performance SoC Design
193,10 €
Taylor & Francis Inc
Sivumäärä: 300 sivua
Asu: Kovakantinen kirja
Painos: 1
Julkaisuvuosi: 2008, 31.03.2008 (lisätietoa)
Kieli: Englanti
Chip Design and Implementation from a Practical Viewpoint

Focusing on chip implementation, Low-Power NoC for High-Performance SoC Design provides practical knowledge and real examples of how to use network on chip (NoC) in the design of system on chip (SoC). It discusses many architectural and theoretical studies on NoCs, including design methodology, topology exploration, quality-of-service guarantee, low-power design, and implementation trials.

The Steps to Implement NoC

The book covers the full spectrum of the subject, from theory to actual chip design using NoC. Employing the Unified Modeling Language (UML) throughout, it presents complicated concepts, such as models of computation and communication–computation partitioning, in a manner accessible to laypeople. The authors provide guidelines on how to simplify complex networking theory to design a working chip. In addition, they explore the novel NoC techniques and implementations of the Basic On-Chip Network (BONE) project. Examples of real-time decisions, circuit-level design, systems, and chips give the material a real-world context.

Low-Power NoC and Its Application to SoC Design

Emphasizing the application of NoC to SoC design, this book shows how to build the complicated interconnections on SoC while keeping a low power consumption.

Tuotetta lisätty
ostoskoriin kpl
Siirry koriin
LISÄÄ OSTOSKORIIN
Tuote on tilapäisesti loppunut ja sen saatavuus on epävarma. Seuraa saatavuutta.
Myymäläsaatavuus
Helsinki
Tapiola
Turku
Tampere
Low-Power NoC for High-Performance SoC Designzoom
Näytä kaikki tuotetiedot
ISBN:
9781420051728
Sisäänkirjautuminen
Kirjaudu sisään
Rekisteröityminen
Oma tili
Omat tiedot
Omat tilaukset
Omat laskut
Lisätietoja
Asiakaspalvelu
Tietoa verkkokaupasta
Toimitusehdot
Tietosuojaseloste