System Level Design from HW/SW to Memory for Embedded Systems : 5th IFIP TC 10 International Embedded Systems Symposium, IESS 20, Götz, Marcelo (ed.); Schirner, Gunar (ed.); Wehrmeister, Marco Aurélio (ed.); Al Faruque, Mohammad Abdullah (ed.); Rettberg, Ach, Springer

KIRJAUDU

ostoskori

avaa valikko

System Level Design from HW/SW to Memory for Embedded Systems : 5th IFIP TC 10 International Embedded Systems Symposium, IESS 20

Marcelo Götz (ed.), Gunar Schirner (ed.), Marco Aurélio Wehrmeister (ed.), Mohammad Abdullah Al Faruque (ed.), Ach Rettberg

49,60 €

Springer
Sivumäärä: 231 sivua
Asu: Kovakantinen kirja
Julkaisuvuosi: 2018, 17.04.2018 (lisätietoa)
Kieli: Englanti
Tuotesarja: IFIP Advances in Information and Communication Technology 523

This book constitutes the refereed proceedings of the 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, held in Foz do Iguaçu, Brazil, in November 2015.

The 18 full revised papers presented were carefully reviewed and selected from 25 submissions. The papers present a broad discussion on the design, analysis and verification of embedded and cyber-physical systems including design methodologies, verification, performance analysis, and real-time systems design. They are organized in the following topical sections: cyber-physical systems, system-level design; multi/many-core system design; memory system design; and embedded HW/SW design and applications.

LISÄÄ OSTOSKORIIN

Tilaustuote | Arvioimme, että tuote lähetetään meiltä noin 5-6 viikossa. Tilaa tuote jouluksi viimeistään 13.11.2024

Myymäläsaatavuus