SULJE VALIKKO

Englanninkielisten kirjojen poikkeusaikata... LUE LISÄÄ

avaa valikko

Graham M. Birtwistle | Akateeminen Kirjakauppa

VERY LARGE SCALE INTEGRATION SPECIFICATION, VERIFICATION AND SYNTHESIS

Very Large Scale Integration Specification, Verification and Synthesis
Graham M. Birtwistle; P.A. Subrahmanyam
Kluwer Academic Publishers (1987)
Kovakantinen kirja
148,40
Tuotetta lisätty
ostoskoriin kpl
Siirry koriin
Very Large Scale Integration Specification, Verification and Synthesis
148,40 €
Kluwer Academic Publishers
Sivumäärä: 404 sivua
Asu: Kovakantinen kirja
Julkaisuvuosi: 1987, 01.11.1987 (lisätietoa)

VLSI Specification, Verification and Synthesis Proceedings of a workshop held in Calgary from 12-16 January 1987. The collection of papers in this book represents some of the discussions and presentations at a workshop on hardware verification held in Calgary, January 12-16 1987. The thrust of the workshop was to give the floor to a few leading researchers involved in the use of formal approaches to VLSI design, and provide them ample time to develop not only their latest ideas but also the evolution of these ideas. In contrast to simulation, where the objective is to assist in detecting errors in system behavior in the case of some selected inputs, the intent of hardware verification is to formally prove that a chip design meets a specification of its intended behavior (for all acceptable inputs). There are several important applications where formal verification of designs may be argued to be cost-effective. Examples include hardware components used in "safety critical" applications such as flight control, industrial plants, and medical life-support systems (such as pacemakers). The problems are of such magnitude in certain defense applications that the UK Ministry of Defense feels it cannot rely on commercial chips and has embarked on a program of producing formally verified chips to its own specification. Hospital, civil aviation, and transport boards in the UK will also use these chips. A second application domain for verification is afforded by industry where specific chips may be used in high volume or be remotely placed.

Tuotetta lisätty
ostoskoriin kpl
Siirry koriin
LISÄÄ OSTOSKORIIN
Tuotteella on huono saatavuus ja tuote toimitetaan hankintapalvelumme kautta. Tilaamalla tämän tuotteen hyväksyt palvelun aloittamisen. Seuraa saatavuutta.
Myymäläsaatavuus
Helsinki
Tapiola
Turku
Tampere
Very Large Scale Integration Specification, Verification and Synthesis
Näytä kaikki tuotetiedot
ISBN:
9780898382464
Sisäänkirjautuminen
Kirjaudu sisään
Rekisteröityminen
Oma tili
Omat tiedot
Omat tilaukset
Omat laskut
Lisätietoja
Asiakaspalvelu
Tietoa verkkokaupasta
Toimitusehdot
Tietosuojaseloste